Abstract-Irreversible electroporation (IRE) for disinfection applications involve exposing the specimen cell membrane to a pulsed electric field in order to kill harmful microorganisms. High-voltage (HV) pulses, of relatively short durations in range of few microseconds, are generated across the sample chamber. The HV pulse specifications such as voltage magnitude, waveform, repetition rate, and duration differ according to the conditions of the sample being processed. This paper proposes a new step-up power electronic converter topology for generating the required HV pulses from a relatively low input voltage. The converter consists of two main stages; the first stage is responsible for boosting the input voltage to the desired level using input-parallel/output-series connected dc/dc modules, while the second stage forms the required HV pulses with the proper magnitude, duration, and repetition rate using modular multilevel converter submodules. The proposed topology is able to produce the HV pulses with controlled voltage and current stresses across the employed semiconductor switches and diodes; hence, it can be implemented with the market-available semiconductor technology. Mathematical analysis of the proposed topology is developed, and MATLAB/Simulink simulation results explore operational conditions. Experimental results from a scaled-down prototype validate the functionality of the proposed system.
I. INTRODUCTION

I
N THE irreversible electroporation (IRE) process, a harmful microorganism cell membrane is subjected to high electric field strength via a train of sufficiently high-voltage (HV) pulses [1] . IRE is useful in tumor treatment, food sterilization, and air infection control [2] .
It is a good candidate for chlorination in water disinfection applications [3] . For a successful IRE process, the strength of the applied electric field typically ranges between 2.5 and 12 kV/cm according to the type of the harmful microorganism and the application [4] . Applying HV pulses in kV range and microsecond range should deactivate the harmful microorganisms in the water under treatment [5] . Therefore, HV pulse generators (PGs) are the pillar of IRE application, and should meet several challenging aspects such as modularity, scalability, and flexibility [6] . Power electronics based PGs superseded classical PGs such as Blumlein lines, pulse forming networks, and Marx generator aiming to meet these aspects [7] .
The existing modularity with modular multilevel converter (MMC) submodules (SMs) has been harnessed to generate HV pulses for IRE [8] - [14] . Not only conventional rectangular pulse-waveforms can be generated by MMC-based PGs, but a wide range of pulse-waveforms is also possible [5] and [10] . The majority of these topologies require an HVdc input supply and the obtained pulse peak-voltage is that of the input HVdc level. They require balancing of the individual SM capacitor voltages, ramping the HVdc input at start-up/shut-down, and protection against HVdc side faults. An exception for obtaining stepped-up voltage pulse from low-voltage (LV) dc input are [13] and [14] , where several series connected MMC SM capacitors are charged sequentially, then connected in series across the load to discharge. However, the voltage step-up and the pulse repetition frequency are dependent on the number of SMs and the charging process is achieved via resistors in [13] and via resistive-inductive branch in [14] .
Solid-state Marx generators are introduced in the literature to provide flexibility compared with the classical Marx gen- erator [15] . However, the ratings of the utilized switches are not identical in order to cope with their respective voltage stresses [13] . In [16] , several stages of capacitor-diode voltage multipliers are incorporated to generate HV pulses from a LVDC input, but a HV switch is required to chop the pulse across the load; hence, series connection of switches is not avoided. In [17] , an isolated forward converter with a step-up transformer is proposed; however, extending the topology to more than 5 kV requires series-connected semiconductors. Also, the core reset of the transformers is problematic and increasing the number of transformers increases the leakage inductance that limits the generated pulse-duration. In [18] , two boost converters charge two capacitors from a relatively LVDC input. The load is connected differentially between the two capacitors, hence, HV bipolar pulses are obtained from a LVDC input. But the passive parameters of the converters affect the flexibility of the generator and two HV switches are required, hence, series-connected switches are inevitable.
In this paper, a unipolar step-up PG (SUPG) fed from a LVDC supply is proposed based on isolated input-parallel/output-series (IPOS) voltage-boosting modules (VBMs) and MMC-SMs. The VBMs are isolated via nanocrystalline core based transformers that have low leakage and magnetizing inductance and are suitable for high-frequency operation [19] , [20] . The HV step-up is obtained from three mechanisms: the number of utilized VBMs, the voltage conversion ratio of the individual VBM, and the turns ratios of the step-up isolation transformers. The generated HVdc from connecting the output of the individual VBMs in series is chopped by employing two arms of series-connected MMC-SMs across the load, hence, the SM capacitors actively clamp the voltage across the semiconductor switches [21] . High repetition pulse rates are possible, independent of the employed number of VBMs or MMC-SMs. Mathematical modeling of the proposed PG is introduced while the methodology of selecting parameters is detailed. SUPG performance is assessed via MAT-LAB/Simulink simulations and scaled-down experimentation.
II. BASIC VOLTAGE BOOSTING MODULE OF THE SUPG
The basic VBM of the proposed SUPG is shown in Fig. 1 . Unlike conventional dc-dc converters [22] , the secondary side switches S x1 and S x2 are not necessarily working in a complementary manner. The switching pattern for the VBM devices and the developed circuit configurations are illustrated in Fig. 2 . The VBM operation can be explained as follows: During period t 1 [see Fig. 2(b) ], the input current I in increases and L in charges, the load is connected to an open circuit, and the voltage of capacitors C c1 and C c2 are constant. The differential equations that describe the circuit in this period can be expressed as Fig. 2(c) ] the input current I in continues to increase while the load is connected to capacitor C c2 in series with S x1 . This leads to a sudden voltage pulse across the load. Capacitors C c1 and C c2 discharge and their voltages decrease. The differential equations that describe the circuit in this period 
The voltage and current waveforms of the basic VBM during one complete cycle of pulse generation are depicted in Fig. 3 . Fig. 3(a) shows the current through the input inductor. The current through C c1 and C c2 are shown in Fig. 3(b) , while the voltage waveforms across C c1 and C c2 are shown in Fig. 3(c) , along with the resultant VBM terminal voltage V M . The isolation transformer's primary and secondary voltages are shown in Fig. 3(d) . Finally, the generated voltage pulse is shown in Fig. 3(e) .
Assuming the pulse duty ratio δ is small with respect to the main duty ratio D and solving (1) to (3), the values of the circuit currents and voltages arē
III. STRUCTURE AND OPERATION OF THE PROPOSED SUPG TOPOLOGY Fig. 4 shows the proposed SUPG is comprised of the IPOS of N of the voltage boosting modules shown in Fig. 1 . Galvanic isolation of the boosting part in the individual VBM enables series connection of N modules, while for HV voltage sharing the initial switches S x1 and S x2 are replaced by two arms (Arm1 and Arm2) of series connected MMC-SMs.
Arm1 is formed of m 1 conventional half-bridge SMs, whereas each of the m 2 SMs of Arm2 are formed with two diodes, a switch, and a capacitor.
The basic operation of the proposed SUPG can be described as follows: with the operation sequence shown in Fig. 2(a) , switches S 1 , S 2, . . . , S N are turned ON during t 1 , t 2 , and t 3 and Thus, based on the VBM in Section II and assuming that the component values of the N VBMs are identical, the average voltages of the voltage boosting stage can be calculated as
where i ∈ {1, 2, . . . , N}. The input inductor current of the individual VBMs areĪ
The primary and secondary transformer voltages arē During t 2 , the midpoint "m" is connected to the upper point "A" through the semiconductor switches S A 1j y . Consequently, a voltage pulse with duty ratio δ and magnitude V p is impressed across the output load R. The voltage peak 
As concluded from (8), the output voltage is amplified by three mechanisms:
1) the N utilized VBMs basic cell converters; 2) transformer turns ratio n; 3) the individual VBMs duty ratio D.
The average capacitor voltages of the Arm1 and Arm2 SMcapacitors are
In the next section, a design process is presented for SUPG system parameter selection.
IV. PROPOSED SUPG PARAMETERS SELECTION
The main merits of the proposed SUPG are that of obtaining HV output pulses with the readily available semiconductor technology and a relatively low input voltage, thus, modularity, scalability and flexibility features arise. Starting from the load side, the voltage and current stresses of the Arm1 SMs arê
The current stresses of the clamping switches and diodes (S A 1j x and D A 1j x ) are relatively small and hence, switches with lower current ratings can be used. Similarly, the voltage and current stresses of the Arm2 SMs arê
Assuming a modular design and "γ" and "ε" are the voltages and current derating factors of the Arm SMs devices, the number (13) where V rA2 is the rated voltage of Arm 2 devices. As they conduct the charging currents of the clamping capacitors, the current ratings of Arm2 SM devices can be small compared to Arm1 device ratings. Similarly, assume that "α" and "β" are the voltages and current derating factors of the devices in the VBMs, the number of the boosting modules (N ) is
The maximum duty ratio D max is related to the voltage stresses across the module's devices,viz.
"V rM " and "I rM " are the rated voltage and current of the VBM devices.
The passive element values are selected in order to keep the ripple current and voltage within certain ranges. The ripples across the different elements can be calculated from [23] , [24] as Defining the ripple factors as
, and z = ΔI in1 I in1 .
(17) Accordingly, the passive element values should be kept as
Because the energy transfer is conducted through the boosting modules capacitors C c1 and C c2 , the SMs capacitance values of Arm1 and Arm2 can be relatively small. The upper switches in SM cells (S A 1j x and S A 2kx ) are responsible for discharging the capacitors when their terminal voltages increase above the desired range for any unexpected reason in order to ensure balanced voltages across the cells. Based on the previous analysis, the parameters of the proposed system are as in Table I for generating HV pulses of 10-kV peak. For modular design, all the transformers are wound for isolation and clearance voltage higher than the peak value of the pulses as this stress voltage is experienced by the cell at the highest potential. In addition, if the ground point is moved to the point m, the required insulation voltage will drop to half the output voltage, without affecting the main operation of the converter. Fig. 4 , with the values in Table I , illustrate the operation of the proposed HV topology. Fig. 5 shows the load voltage pulses with δ = 0.05 (that is the generated pulse time is 5 μs) and when the repetition rate of the output train pulses is equal to the switching frequency of the boosting modules (f s = 10 kHz). Nevertheless, the generated pulses repetition rate is independent of f s and can be varied according to the application.
V. SIMULATION RESULTS
MATLAB/SIMULINK simulations of the SUPG in
The key performance current and voltage waveforms at different parts of the SUPG are depicted in Fig. 6 . Fig. 6(a) shows the total input current drawn from the input supply, while the first VBM current is shown in Fig. 6(b) with one-fifth the total input current as expected. The capacitor voltages of the primary, V c11 , and secondary, V c12 , sides of the first VBM are shown in Figs. 6(c) and (e), respectively. The currents through C c1 and C c2 are shown in Fig. 6(d) and (f) . The terminal voltage V AB is shown in Fig. 6(i) .
The voltages across the primary (V T 11 ) and secondary (V T 12 ) of the first VBM are shown in Fig. 6 (g) and (h), respectively, which confirm the voltage second balance for the transformer. The individual SM voltages in Arm1 and Arm2 are explored in Fig. 7(a) and (c), respectively. As aforementioned, the generated output pulse train repetition rate is not necessarily the same as the VBMs switching frequency. Therefore, Fig. 7(f) shows the output voltage pulses with repetition rate of 5 kHz and pulse duration of 20 μs when the boosting modules switching frequency is f s = 10 kHz.
During the starting of the proposed converter, the duty ratio D can be increased gradually following a first-order capacitive circuit manner until it reaches the final steady-state value in order to ease the charging process of the SM capacitors and avoid exceeding the acceptable limits.
VI. EXPERIMENTAL RESULTS
To show operation of the proposed system and validate the mathematical analyses and simulation results, a scaled-down hardware prototype with the parameters in Table II and controlled with Texas Instruments TMS320F28335 DSP is constructed. Fig. 8(a) shows a train of the experimentally generated output voltage pulses with 500-V pulse-peak, 10-kHz repetition rate, and 2.5-μs pulse duration. A zoomed view for a single pulse is depicted in Fig. 8(b) . Fig. 8(c) and (d) show the total input current drawn from the input supply and the first VBM drawn current, it is clear that since two VBMs are utilized, the first VBM draw one-half the total input current. The first SMcapacitor voltage in Arm1 and Arm2 are explored in Fig. 8(e) . The currents through the first SM-capacitors (C c1 and C c2 ) are shown in Figs. 8(f) and (g), respectively. Moreover, the voltages across the primary (V T 11 ) and secondary (V T 12 ) of the first VBM are shown in Fig. 8(h) . To show the dynamic performance of the proposed PG, Fig. 8(i) shows the input current drawn from the LVDC supply as well as the created output voltage pulses across the load from the starting moment.
Finally, the flexibility of generating wide range of different pulse repetition rates and pulse durations are explored in Fig. 9 . With pulse duration of 10 μs and repetition rate of 10 kHz, Fig. 9(a) shows the generated train of pulses with zoomed-view for individual pulse at Fig. 9(b) . Additionally, Figs. 9(c) and (d) explore the train of pulses with the same 10-kHz repetition rate and 2.5-μs pulse durations. Figs. 9(e) and (f) show pulses with 5-kHz repetition rate and 10-μs pulse duration, whereas Fig. 9 (g) and (h) show pulses with 5-kHz repetition rate and 2.5-μs pulse duration. The experimental prototype is shown in Fig. 10 .
VII. CONCLUSION
This paper proposed a new HV PG topology for electroporation applications. The topology employs IPOS boosting modules in order to permit the use of a LV dc input supply. The amplified HV voltage was chopped with two MMC arms incorporating small clamping capacitors. Unlike many step-up HV generators in the literature, the boosting module capacitors of the proposed topology are charged simultaneously, allowing operation with a wide range of pulse widths and repetition rates. The simultaneous charging and discharging of VBMs implies that their switch gate signals are common to controller, and consequently, the control burden is low. The carried out simulation results showed the operation of the proposed topology, where the input LVDC is amplified 100 times using only five VBMs. Scaled-down experiment confirmed the feasibility of the proposed topology when the LVDC input is amplified by ten times using only two VBMs. Despite the obtained high amplification gains, the stresses on the utilized components are equal and acceptable. Thus, the proposed modular configuration allows the use of the market-available voltage and current ratings semiconductors. Moreover, the proposed topology can be extended to generate bipolar voltage pulses, which may be required for some IRE applications, with two additional MMC arms across the treatment chamber.
Finally, the main contribution of the proposed SUPG topology can be summarized as follows.
1) It achieves an HV pulse voltage by employing a threefolded stepping-up technique (VBMs duty ratio, stepup transformers turns ratio, and series connection of the VBMs) from the LVDC input supply. 2) It avoids using HV switches and series connection of switches to chop the generated HVdc voltage.
3) It has the ability of generating unipolar/bipolar rectangular pulses with flexible voltage peak, repetition rate, and pulse duration. 4) It does not require voltage sensors. 5) Its MMC SM capacitors, of small capacitance, are charged swiftly and simultaneously. 6) It provides redundancy, modularity, and scalability by employing several identical VBMs and MMC SMs. 7) It allows the use of market-available components.
